California State University, Sacramento

Based on real user feedback and statistics, no longer supports Microsoft’s Internet Explorer browser. Please upgrade your browser to improve your experience.

Skip to Main Content

Department of Electrical & Electronic Engineering College of Engineering & Computer Science

Support Page Content

Cadence University Program Member

Cadence logoThe Department of Electrical and Electronic Engineering at California State University, Sacramento (CSUS) is a Cadence University Program Member and participates in the Cadence University Software Program. Cadence PSpice circuit software is heavily used in both the undergraduate and graduate curriculum. In addition, Cadence Virtuoso Custom Integrated Circuit (IC) design software is used in some select senior and graduate level classes in VLSI and Mixed-Signal IC design.

In general, circuit simulators provide students with the capability to simulate the response of an electrical or electronic circuit to defined inputs. Hence they are valuable tools as they allow students to visualize a circuit's behavior without having to construct it. Cadence PSpice is used at CSUS for schematic capture, circuit simulation, and post-processing of results, with all these functions combined into a single software suite. Cadence Virtuoso is used at CSUS for similar tasks in more advanced classes, and for graduate student projects in integrated circuit design.

Affiliated Professors

Dr. Praveen Meduri

Dr. Perry Heedley

Dr. Milica Markovic

Dr. Tom Matthews

Undergraduate Classes

ENGR 17 - Introductory Circuit Analysis
EEE 108 - Electronics I
EEE 109 - Electronics II
EEE 111 - Advanced Analog Integrated Circuits Laboratory
EEE 117 - Network Analysis
CpE 151 - CMOS And VLSI Design

Graduate Classes

EEE 230 Analog & Mixed-Signal Integrated Circuit Design
EEE 231 Adv. Analog & Mixed-Signal Integrated Circuit Design
EEE 232 Key Mixed-Signal Integrated Circuit Building Blocks
EEE 234 Digital Integrated Circuit Design

EEE 235 Mixed-Signal Integrated Circuit Design Laboratory

CML Buffer Example From EEE 231

Additional Information

This website is maintained by John Jones

Page Last Updated: 7/22/2021

Cadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134